Digital Design Techniques

Tolerating timing error due to power supply noise (PSN) in digital circuits can be done with adding voltage margins. We designed guidelines to avoid overdesign due to PSN especially for the low-cost IoT devices. Specifically, we presented an accurate time-domain behavioral model of timing slack variation due to PSN accounting for the clock-data compensation.